HomeTestsSearchRankProfile
100% Free

GATE EC 2025 Question Paper (15-Feb-2025) (Shift 2)

Medium 65 Questions 180 min 100 marks 2 attempts

⚡ Live Test Mode Available

Take this as a timed mock test

180 min · 100 marks · Full test mode with leaderboard

Start Live Test
Advertisement

Previous Year Questions

65medium

5

Questions

0

Attempted

0

Correct

0

Wrong

0/5 attempted

Question No: 41Difficulty: mediumMarks: 2mcqAnswered correctly: 0%
A source transmits symbol S that takes values uniformly at random from the set . The receiver obtains , where N is a zero-mean Gaussian random variable independent of S. The receiver uses the maximum likelihood decoder to estimate the transmitted symbol S.
Suppose the probability of symbol estimation error is expressed as follows:
,

where denotes the probability that N exceeds1. What is the value of ?
Question No: 42Difficulty: mediumMarks: 2mcqAnswered correctly: 0%
Consider a real-valued random process

,

where and N is a positive integer. Here, for and 0 otherwise. The coefficients are pairwise independent, zero-mean unit-variance random variables.
Read the following statements about the random process and choose the correct option.
(i) The mean of the process is independent of time .
(ii) The autocorrelation function is independent of time for all .
(Here, is the expectation operation.)
Question No: 43Difficulty: mediumMarks: 2mcqAnswered correctly: 0%
The identical MOSFETs and in the circuit given below are ideal and biased in the saturation region. and have a transconductance of 5 mS. The input signals (in Volts) are:


The output signal (in Volts) is ________.

image
Question No: 44Difficulty: mediumMarks: 2mcqAnswered correctly: 0%
A 10-bit analog-to-digital converter (ADC) has a sampling frequency of 1 MHz and a full scale voltage of 3.3 V. For an input sinusoidal signal with frequency 500 kHz, the maximum SNR (in dB, rounded off to two decimal places) and the data rate (in Mbps) at the output of the ADC are
________, respectively.
Question No: 45Difficulty: mediumMarks: 2mcqAnswered correctly: 0%
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input is set to logic '0' and is set to logic '1' at all times. The timing diagram of the inputs and are also shown below. The sequence of output from time to is __________.

image

✓ Showing questions 4145 of 65 — use the page buttons below to practice the rest

You May Also Like

mediumLive Test

GATE EE 2026 Question Paper (14-Feb-2026) (Shift 1)

65 Qs180m2 attempts
mediumLive Test

GATE EC 2016 Question Paper (31-Jan-2016) (Shift 2)

65 Qs180m
mediumLive Test

PYQs Based Test - 21 : Verbal Ability Aptitude

20 Qs180m
mediumLive Test

PYQs Based Test - 20 : General Aptitude

20 Qs180m
mediumLive Test

GATE EC 2026 Question Paper (15-Feb-2026) (Shift 1)

65 Qs180m
mediumLive Test

PYQs Based Test - 19 : General Aptitude

20 Qs180m

📊 Track Your Progress

Know exactly where you stand

Save scores, track weak topics, compare with toppers — all free.

Advertisement