A logic gate circuit has two inputs $A$ and $B$. Both are passed through NOT gates, then through a NAND gate, and finally through another NOT gate. This combination yields:

1. A
   OR gate
2. B
   NOT gate
3. C
   XOR gate
4. D
   AND gate