HomeTestsSearchRankProfile
100% Free

PYQs Based Test - 07 : Digital Electronics

Medium 20 Questions 180 min 32 marks

⚡ Live Test Mode Available

Take this as a timed mock test

180 min · 32 marks · Full test mode with leaderboard

Start Live Test
Advertisement

Previous Year Questions

20medium

5

Questions

0

Attempted

0

Correct

0

Wrong

0/5 attempted

Question No: 6Difficulty: mediumMarks: 2short_answer
Assume that all the digital gates in the circuit shown in the figure are ideal, the resistor R = 10 kΩ, and the supply voltage is 5 V. The D flip-flops D1, D2, D3, D4, and D5 are initialized with logic values 0, 1, 0, 1, and 0 respectively. The clock has a 30% duty cycle.

image

The average power dissipated (in mW) in the resistor R is ________
Question No: 7Difficulty: mediumMarks: 2mcq
The logic function f(X,Y) realized by the given circuit is

image
Question No: 8Difficulty: mediumMarks: 2mcq
In the circuit shown, what are the values of F for EN = 0 and EN = 1, respectively?

image
Question No: 9Difficulty: mediumMarks: 2mcq
A 2 × 2 ROM array is built with the help of diodes as shown in the circuit below. Here W0 and W1 are signals that select the word lines and B0 and B1 are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.

image

During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to Dᵢⱼ (where i = 0 or 1 and j = 0 or 1) stored in the ROM?
Question No: 10Difficulty: mediumMarks: 1mcq
If X and Y are inputs and the Difference (D = X – Y) and the Borrow (B) are the outputs, which one of the following diagrams implements a half-subtractor?

✓ Showing questions 610 of 20 — use the page buttons below to practice the rest

You May Also Like

mediumLive Test

GATE EE 2026 Question Paper (14-Feb-2026) (Shift 1)

65 Qs180m2 attempts
mediumLive Test

GATE EC 2025 Question Paper (15-Feb-2025) (Shift 2)

65 Qs180m2 attempts
mediumLive Test

GATE EC 2016 Question Paper (31-Jan-2016) (Shift 2)

65 Qs180m
mediumLive Test

PYQs Based Test - 21 : Verbal Ability Aptitude

20 Qs180m
mediumLive Test

GATE EC 2026 Question Paper (15-Feb-2026) (Shift 1)

65 Qs180m
mediumLive Test

PYQs Based Test - 20 : General Aptitude

20 Qs180m

📊 Track Your Progress

Know exactly where you stand

Save scores, track weak topics, compare with toppers — all free.

Advertisement